A novel optical header extraction scheme based on optical differential phase shift keying-DPSK-decoding is examined analytically and experimentally. The header is applied in front of the payload, on the phase of a pulsed optical level introduced for the duration of the header. The proposed scheme offers maximized header extraction efficiency, required by the electronics to identify the header bits and control the switch. At the same time, the payload is transmitted at maximum extinction ratio. Analytical results prove the enhanced performance of the decoding scheme with respect to the extinction ratio and in comparison to other DPSK based schemes. Moreover, the utilised scheme is cost efficient and easily upgradeable to any bit rates and adds minimum complexity at the transmitter and detector parts of the system. Finally, the implementation of the developed technique in a real optical packet switch is demonstrated, where header extraction, reading, processing and switch control using field programmable gate array-FPGA-technology is successfully demonstrated.
Introduction
The continuous growth of Internet based applications introduces bursty traffic characteristics to the network and drives the demand for increased network capacity. This evolution necessitates the adoption of asynchronous optical packet switching technology in order to simplify the switching functionality, match the asynchronous bursty characteristics of the network and offer optimized bandwidth utilization [1] . Additionally, the optical packet switch must be capable to deal with high bit rates derived by the requirement of increased network capacity. Figure 1 presents the functions of a switching element in an optical packet switch that comprises tunable wavelength converters (TWC) in combination with routing through an arrayed waveguide grating (AWG) [2] to achieve ultra fast switching on the packet level. According to that, incoming optical packets per input fibre are first demultiplexed and a portion of the signal is tapped for header extraction and control. The header bits are identified and separated optically from the payload and converted to the electronic domain where they are finally processed in the control stage. Based on the information carried in the header, the control mechanism tunes the wavelength converter, which in turn converts the forwarded payload to the appropriate wavelength and routed to the specific output port of the AWG. A second stage of wavelength conversion is required after the AWG to reconvert the packet to the network wavelengths or/and resolve possible contention. The role of the optical header extractor and processor in the presented packet switch and in any packet switching element is significant as it determines the proper control and routing of the forwarded payload. The deployed techniques for the header extraction are required to be bit rate transparent, easily upgradeable and add minimum complexity both at the detector (header extractor) and generator (header encoder) parts of the system. Moreover, the use of electronics for the control part of the switch that follows is necessary due the immaturity of all-optical processing techniques, especially when complex control functions must be performed. Although the deployment of electronics limits the header's transmitted bit rate, current advances in Field Programmable Gate Arrays (FPGA) technology allows the support of fast input/output streams up to 10 Gb/s and internal parallel processing at 840 Mb/s (Virtex-II Pro X series by Xilinx R ). At this bit rates the time duration of an in series encoded header is small, (relatively to the payload duration). Therefore, the overhead penalty is eliminated and the throughput of the system is almost unaffected.
The efficiency of the utilised all-optical header extraction scheme before the electronics must be sufficient, in order to provide the correct input levels for the electronics and also achieve adequate separation between the header and payload bits. Various header decoding schemes have been proposed and the developed techniques are categorized [3] . The subcarrier header multiplexing technique is the one successfully used in many early optical packet switching demonstrators [2] , [4] but the bit rate dependency of the Copyright c 2005 The Institute of Electronics, Information and Communication Engineers technique makes it almost impossible to be implemented at bit rates beyond 10 Gb/s. A passive technique specially developed for high payload bit rates has been presented in [5] , in cost however of added complexity particularly at the transmitter part. A promising all-optical technique that is based on the use of optical codes and significantly reduces the use of electronics for the control was demonstrated in [6] . This technique is yet immature and can only support limited number of headers, while the complexity increases if additional control procedures are required for the header.
In this paper, the utilised header extraction technique is based on optical DPSK decoding. This technique considers modulation of the header bits on the phase of the optical carrier, while the payload is intensity modulated. The header is orthogonally modulated to the payload with respect to the optical carrier and the phase encoded header is simply decoded using a passive delayed interferometre (DI). Various DPSK-based schemes have been proposed over the last years with the header being encoded both in parallel [7] and in-series [8] to the header. The main drawback in most of the proposed techniques is the reduced extinction ratio (ER) required for the intensity modulated part of the signal, in order to achieve sufficient header extraction [9] . Moreover, techniques that overcome this problem [10] are based on special transmission schemes that add increased complexity both at the transmitter and control parts of the system.
Here, the proposed DPSK based header decoding scheme considers in series encoding of the header information in front of the payload and achieves optimum header data extraction (according to the payload data), without affecting the ER of the payload. The principle of operation for the proposed scheme is explained in the next section.
Principle of Operation
When an optical packet enters the router, a part of it is tapped for header decoding. In serial DPSK header decoding, a passive Delayed Interferometer (DI) is deployed to transform the header information encrypted onto the phase of the optical carrier to amplitude variations. The amplitude modulated payload that follows the header and has no phase variations does not show any amplitude variations after the DI and appear suppressed comparing to the decoded header bits. After decoding, the amplitude of the translated header bits must be sufficiently higher than the remaining amplitude of the suppressed payload bits, in order to easily set a threshold and extract the header information. Proper extraction of this information is important, as it is required by the electronic control to switch and route the payload, rewrite the new header and perform buffer control if necessary. However, when the header is imprinted on the phase of the optical carrier in front of the payload, at a position where the carrier's power level is low (i.e. level of zeros), the amplitude of the header after the DPSK decoding is also low and no clear threshold can be set to distinguish between the translated header bits and the payload bits. By increasing the power level of zeros, sufficient DPSK decoding and therefore header extraction can be achieved but the extinction ratio of the payload drops significantly.
To resolve this problem, we introduce an all-"1" level (high level) in front of the payload and for the duration of the header. This way, the header information is written on the phase of an optical carrier at high power level and consequently the amplitude of the translated header bits after decoding will be high. Moreover, we can maintain the amplitude modulated payload at maximum extinction ratio. The scheme adds no extra complexity, as the additional level of ones for the header can be inserted directly at the transmitter end by the amplitude modulator, simply as an extension of the payload. In order to match this scheme with the need to support payload transmission at high bit rates (> 40 Gb/s), where normally RZ signals are used, the level of ones for the header should also be consisted by RZ pulses, as shown in Fig. 2 , to allow a common source at the transmitter.
Note that in this example, a passive DI with one-bit delay is used. The pulses travelling in the two arms coincide at the output of the DI after the one-bit interleaving and these with opposite phases are cancelled, while the remaining pulses form the pulsed-DPSK equivalent of the phase modulated header. Therefore the phase information is converted differentially to the equivalent amplitude variations on a bit-by-bit basis.
The advantage of the pulsed scheme is the compatibility with the high-speed (RZ format) packet transmission and the lower complexity at the transmitted end. Additionally, the inserted pulsed level of ones offers improved header decoding and thus easier extraction and separation from the payload, compared to the continuous NRZ format. This is discussed and examined theoretically and experimentally in the following paragraphs. The proposed coding scheme with the pulsed level is compared to the equivalent one with the continuous level and the commonly adopted scheme of in parallel to the payload header encoding.
Theoretical Analysis
An analytical model has been developed in order to examine and compare three cases:
• The proposed technique that utilises a pulsed level for the duration of the in series and phase encoded header.
• The case where a continuous level is used for the duration of the header.
• The case where the payload is encoded in phase and in parallel to the payload.
The three cases are summarized in Fig. 3 . The primary goal is to compare the proposed technique that utilises a pulsed level for the header, with the in parallel encoded header, commonly adopted by many research groups. Moreover, the advantage of using a pulsed level in comparison to a continuous level is examined. Assuming a delayed interferometer with ∆L delay between the two arms, the input electric field Aexp(iϕ) in one arm of the second coupler is to interfere with the delayed bit Bexp(iθ) of the other arm that follows. A and B can be either at high or low power (P 1 or P 0 ) and ϕ and θ at 0
• or π • degrees depending on the information carried in the amplitude and phase of the optical carrier respectively. Based on these and calculating the field interaction after the second coupler of the DI, the optical power at the output of the DI is
where β is the propagation constant of the DI. The various combinations of A, B, ϕ and θ result in different power levels at the output of the DI. In order to calculate the average power we have to consider the probability of a specific combination to appear for the set {A, B, ϕ, θ} of values. Note again that A and B are the power levels of bits that follow one another and for random sequences the probabilities are specific but differ for the different packet formats. For example, for the case of a continuous level, the set {P 1 , P 0 , 0
• , π • } does not exist as the specific combination would mean that DPSK modulation would exist on amplitude modulated bits. Analytical results have been obtained considering a 32 bit header and 12700 bit payload while the header is 1/4 the bit rate of the payload. These values have been chosen in order to resemble the average packet durations used for the final demonstrator and do not affect the calculated results, as only knowledge of the relative difference between the extracted header and the payload bits is required for the analysis. Additionally, the same power levels for all the examined cases, as well as perfect phase modulation of π
• difference is assumed. Finally, zero rise and fall times are considered both for the amplitude and phase modulated bits.
In order to have an estimation of the performance and the efficiency of each DPSK based header extraction scheme, the term decoding extinction ratio DER is introduced and is defined as the average power of the decoded label bits over the average power of the suppressed payload bits. This measure is significant as an increased DER allows easier header reading from the electronics and eventually packet error free processing and routing. As it was discussed in the previous paragraph, the main factor that affects the DER is the actual ER of the amplitude modulated part, i.e. the payload. Figure 4 depicts the results of the analytical model for each one of the three cases, comparing the DER after the header decoding with ER of the transmitted payload.
It is clearly shown that in all cases there is a trade-off between the transmitted ER and the header's extraction efficiency in terms of DER. Therefore, in order to achieve adequate header extraction the ER has to be reduced. However, comparing both the cases where the header is encoded on top of a high level with the one with the in parallel encoding, there is a great difference in the required ER in order to achieve the same header extraction performance. The main problem with the in parallel encoding is the possibility that one header bit may be encoded in parallel to a stream of zeros at the payload. In this case, the optical power at zeros must be high enough, in order to give a significant amplitude level after the DPSK decoding at the output of the DI. This means accordingly, that the transmitted ER has to be kept low. These issues are considered and discussed in [11] . A solution to this problem is the additional use of Manchester encoding for the payload [12] , in order to guaranty the appearance of at least a "one-bit," i.e. high-level payload bit, inside the duration of a header bit. However, the extra encoding scheme increases significantly the complexity of the system.
Experimental Set-up and Results
The performance of the aforementioned pulsed-DPSK scheme is examined utilising the experimental set-up shown in Fig. 5 . A 10 Gb/s Pulsed Pattern Generator (PPG) is programmed to provide the level of ones for the label, followed by the payload data. An alternate stream {1,0,1,0,. . . } is used for the level of ones to match the 5 Gb/s header bit rate. The generated header is 3.2 nsec long (16 bits) and placed 2 nsec in front of the payload. A stream of pulses with 14 ps pulse width is produced at 10 GHz by a highly reversed biased Electro-Absorption Modulator (EAM) and injected into an integrated Intensity and Phase Modulator (IM/PM). The payload data and the level of ones modulate the pulsed stream in amplitude while the label data are imprinted in the phase of the pulsed level of ones. At the detection point, a 10% of the signal is tapped for header extraction through a passive DI with 4 cm delay (200 ps), while the rest proceeds for payload conversion and switching.
Note that an electronic phase shifter is required either before the phase or the amplitude modulator to align the header bits with respect to the optical pulses of the introduced pulsed level. Once the header and payload bits are synchronised at the transmitter this. It should be noted that no deletion is required for the stream of ones, as they can be converted and switched as part of the payload and reused for header rewriting. Moreover, the technique is easily scalable to any higher bit rate by simply adjusting the delay of the DI.
Results, Comparison and Limitations
The DPSK header decoding after the DI and the propagated packet directly after the 10/90 coupler are shown in Fig. 6(a) , for the cases of continuous (NRZ) and pulsed (RZ) level of ones for the header duration. The header is encoded in phase with alternate data, resulting in an all-one DPSK translation in amplitude. Although in both cases adequate payload suppression is obtained for proper header reading, it can be observed that the decoding is furthermore enhanced when a pulsed high level is used. In both cases the ER of the payload is at maximum (14.3 dB and 16.4 dB respectively).
The DPSK header extraction in relationship to the payload's ER was tested experimentally, both in back-toback configuration and after transmission over 50 km of TrueWave R fibre, utilising the set-up presented above. It should be noted that a proper header extraction scheme must consider sufficient header-payload separation, determined be the ability to define a clear threshold level. This will al- low error-free header reading and eventually proper switch control and packet routing. For this reason, the ratio between the average high powers of the decoded header bits over the peak power of the suppressed payload bits, defined as decoding ratio DR, was considered for the practical measurements. This is a more realistic approach for the receiver, as in a worse case scenario, any bits of the propagated suppressed payload may appear as noise at the header detector. However, these noise bits does not mean that will lead to an unwanted decision for the control mechanism, as usually a combination of bits is required to form a proper address format.
The experimental measurements of the DR versus the ER are shown in Fig. 6(b) . Additionally, the DR was calculated theoretically and appears together with the experimental results. A small deviation of 0.5 dB is observed between the theoretical and real values, which might be expected due mainly to imperfections in the real system. Moreover, the level of degradation for the extracted header after transmission is small and the 6.3 dB decoding separation obtained at maximum payload ER is yet sufficient for proper header reading.
The limitation factor of the utilised header extraction technique is the input level of the electronics that read and process the extracted header. As it is presented in the next chapter, advanced header processing can be achieved with the use of FPGA technology. Measurements on the input peak-to-peak levels of the FPGA have shown that error free header recognition can be achieved even when the DR drops down to 4.1 dBs. This corresponds to transmission over nearly 100 km of TrueWave R fibre; experiments have shown that the DR drops down to 3.9 dB after a travelling distance of 100 km. Although the DPSK decoded bits are visually separated, even at this low value of DR, minor errors occur inside the FPGA and it can not provide a stable output.
The factors that affect the DR of the header are mainly the phase impairments introduced due to non-linearities inside the fibre (i.e. self-phase modulation) and the pulse broadening of the pulsed level used for the header due to dispersion. Analytical studies on the effects of non-linearities on the header (phase) information of the proposed set-up, according to [13] , shown that the DR remains almost unaffected even after transmission over 100 km (DR is degraded by 0.15 dB). On the other hand, the amount of dispersion introduced to the pulsed level of ones causes pulse broadening and deteriorates the DPSK decoding when the broad pulses are being combined and interfering with each other after the one bit DI. However, with the implementation of proper dispersion compensation techniques, the transmission distance of the technique can be significantly increased.
Note that the results presented here have been obtained measuring one output arm of the DI. A further 3 dB improvement on the detector's sensitivity can be achieved with the use of both outputs of the DI, through a balanced differential receiver [14] .
Implementation and Switch Control
Recently, the proposed header extraction scheme has been successfully implemented by our group in a fully functional optical packet switched presented in [15] . The experimental set-up of the optical packet switch is shown in Fig. 7 . According to this, packets are generated asynchronously and consist of an amplitude modulated payload at 40 Gb/s and a phase modulated header at 3.1 Gb/s that is placed on top of a pulsed level, 20 ns in front of the payload. A stream of four asynchronous payloads is generated electronically by gating Fig. 7 Experimental set-up of an asynchronous 1 × 4 optical packet shows that shows header extraction, reading, switch control and packet routing [15] . the pattern generator, which is controlled by the transmitter part of an FPGA. The data are afterwards multiplexed up to 40 Gb/s. The FPGA also provides four different headers separately for each payload and the control for the pulsed level of the header. The different headers are generated at the same wavelength as the payload and placed in front of the payloads to form the transmitted packet stream. All the headers have a fixed length of 40 bits, where the first 10 bits are preamble bits for clock locking and then a 10 bit address is repeated three times.
At the input of the optical packet switch a 10% of the signal is tapped for header extraction through a 'one bit' DI. The DPSK extracted headers are converted to electronic and their amplitude level is adjusted to the compatible one for the FPGA. The serial stream is read by the FPGA which locks to the data clock rate through fast phase adjustments. Afterwards the stream is converted to parallel and the address part is recognised and extracted. The address is compared simultaneously within two separate look-up tables that control the switching output port of the packet and the assignment of the new header respectively. Packet switching is achieved based on wavelength conversion and selection through the AWG. According to the address of processed header, the wavelength look-up table outputs in parallel a tuning sequence of 20 bits that is converted through two digital to analogue converters to two currents for the coupler and reflector section of a tunable laser. Therefore, each header defines an appropriate control wavelength from the tunable laser that is afterwards control the wavelength converter and routes the propagated payload to a specific output port of the AWG. Accordingly, the new header look-up table outputs the 40 bit sequence for the new header that is converted to serial and is rewritten at the end of the switch similar to transmitter.
The total processing delay of the electronics is 42 nsec and is fixed in all cases. An equally fixed length of fibre is required to delay the payload. The tunable laser locks to the appropriate wavelength within the guard time between the header and the payload. Fast laser tuning times of less than 5 ns have been achieved for the utilised wavelengths, while the tuning time is less than 14 nsec for switching between any wavelengths. However, here the guard time is 20 nsec (Fig. 8(b) upper waveform) in order to allow easier time alignment between the laser tuning and the propagated payload.
The wavelength conversion scheme utilised in this packet switch is based on the bit rate transparent and widely tunable method of dual-pump Four Wave Mixing (dp FWM). Details about the operating levels and the performance of the switching scheme are given in [15] and design issues are discussed in [16] .
The four different patterns of each packet's header data after the DPSK header decoding at the output of the DI are shown in Fig. 8(a) . Each pattern begins with ten alternate bits {1, 0, . . . } required by the FPGA to lock to the headers clock, while simple patterns have been used for the address part. The use of small and simple address patterns (32-bit headers) allows easy and fast extraction and then comparison in the look-up tables. However, the use of more complete address patterns would require an additional number of preamble bits responsible to denote the beginning of the address part. Currently, a 64 bit header format is investigated that carries a 16 bit long address. Additionally, research is carried out on the use of more sophisticated FPGA programming for the digital phase locked loop and the address recognition parts of the control. Finally, it should be noted that in a real application additional information fields may be required for the header i.e. checksum, priority, quality of service, which increase the length of the header. In the set-up presented here a simple 32-bit header format was used, as the main goal was to demonstrate and evaluate the basic concepts of the proposed packet switching scheme.
The initially transmitted asynchronous packet stream is shown in Fig. 8(b) . By focusing at the beginning of each packet, the pulsed level for the header is shown, placed 20 nsec in front of the payload. The header is carried on the phase of this pulsed level. Figure 8(c) depicts an eye diagram of the DPSK decoded header bits, where the suppressed payload appears as a thick noise level. Adequate header separation of 7.8 dBs is achieved while the payload propagates at maximum ER of 15.3 dBs. This is sufficient input level for the FPGA to recognize without errors the four different labels and tune the laser to the appropriate control wavelength.
Conclusion
A novel header encoding and decoding scheme has been presented, examined and evaluated in this paper. The scheme is based on passive all-optical DPSK header decoding and is fully compatible with high bit rate optical packet switched systems. The header information is encoded on the phase of a pulsed optical level that is inserted in front of the payload and can be easily generated as an extension of it. It is proven theoretically and experimentally that the use of this pulsed level maximizes the header extraction efficiency, while the payload transmission is maintained at maximum ER. The proposed scheme shows superior performance compared to the conventional DPSK scheme and can be implemented easily and cost efficiently, without adding any constrain at the transmitter (edge router) and receiver (core router) parts of the optical transport network.
The pulsed level DPSK header encoder/decoder has been successfully implemented in a fully functional optical packet switch that operates at 40 Gb/s, recently developed and demonstrated by our research group. The header information has been read and processed by the control mechanism, realised with FPGA technology and utilised for the control of the switch on an ultra fast asynchronous packetby-packet base. 
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